Global Sources
EE Times-India
Stay in touch with EE Times India

Design using J-K Flip Flop



Design using J-K Flip Flop

Brief of the Video:

Find out more about the excitation table of J-K flip flop and the implementation of an arbitrary sequence counter using J-K flip flop. This lecture also tackles sequential circuits with external inputs. Prof. S. Srinivasan from the Department of Electrical Engineering, IIT Madras conducted this lecture.


Lecture videos are linked and streamed with permission from The National Programme on Technology Enhanced Learning (NPTEL), an initiative by seven IITs and the IISs for creating course contents in engineering and science, and funded by the Ministry of Human Resource Development. Copyright to this content is owned and maintained by the institutes participating in the NPTEL.


More videos:
1  1/1pagetotal 0 Records

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top