Global Sources
EE Times-India
EE Times-India > EDA/IP

Developing application in SDSoC (Part 1)

Posted: 22 Dec 2015     Print Version  Bookmark and Share

Keywords:high-level synthesis  HLS  FPGA  EDA  System C 

Throughout my engineering career, high-level synthesis (HLS) is one technology that has always been just around the corner. I first started in engineering back in 2000 as a graduate for Raytheon and remember sitting in a presentation just after I started on what was then called Handel C. While sadly the industry did not adopt Handel C on a large scale, here in the UK it became very popular in the academic community and is indeed still available in an evolved format today.

Today HLS has broken through into the main stream with FPGA vendors and EDA companies offering tools which convert C, C++, System C and Matlab into FPGA bit streams. Another inflection point has been reached with the advent of System on Chip (SoC) devices that tightly couple both processors and programmable within the same die. The ability to program both the processor and programmable logic in the same high level language would bring a number of benefits—the two most apparent being reduced time to market associated with higher level languages and design reuse between processor and programmable logic.

But what if we could design both the processor and the programmable logic not only with the same high level language but also with the same tool and move design elements from one side to the other with ease to ensure we could meet the performance requirements of the system?

One such tool which has just been released by Xilinx: SDSoC supports both the Zynq SoC and MPSoC and is based around the very popular Eclipse tool. SDoC is highly integrated with both Vivado HLS and Vivado (although the user never actually sees them) and enables the user to create complete SoC designs generating both the software application and the SoC configuration file (think bit file) utilising both the processors and the programmable logic.

Figure: SDSoC welcome screen.

What is really cool is that SDSoC gives us the engineer the ability to move design elements from the processor to the programmable logic side of the design to increase the performance by moving computationally complex functions into logic. It does this seamlessly for the end user—instantiating the control and communication flow between the PS and the PL using its connectively framework.

1 • 2 Next Page Last Page

Comment on "Developing application in SDSoC (Par..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top