Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Memory/Storage
 
 
Memory/Storage  

Memory group welcomes Micron to drive OpenMP forward

Posted: 25 Nov 2015     Print Version  Bookmark and Share

Keywords:Micron  OpenMP  Convey Computers  NVDIMM  HMC 

The OpenMP Architecture Review Board (ARB), a group of vendors and research organisations driving the standard for the shared-memory parallel programming model, has recently added Micron to its ranks.

The memory company is one of 14 software and hardware vendors that comprise the OpenMP ARB's permanent members who have a long-term interest in creating projects for OpenMP. There are nine auxiliary members with an interest in the standard but don't create or sell OpenMP products, including NASA, the Texas Advanced Computing Centre, the Sandia National Laboratory and the University of Houston.

Micron actually came to be a member of the OpenMP ARB through its acquisition of Convey Computers, said John Leidel, software development compiler manager at Micron. Remaining part of the initiative and taking on an active role in developing and pushing the standard forward reflects Micron's efforts to diversify beyond being just a memory company as well recognising the role of software as memory technologies evolve, he stated.

"More users are requiring access to software, tools and programming models," he said. "OpenMP has a great legacy in supporting shared memory programming models." As Micron is now constructing non-volatile DIMMs (NVDIMMs), said Leidel, as well as pushing development on DRAM and hybrid memory cube (HMC), it's recognising the need to solve problems in ways that are portable between platforms, and OpenMP is great for supporting heterogeneous memory architectures.

Leidel said Micron wants to promote the OpenMP standard as the company's approach to systems integration, and sees its work around the specification as complementary to work being done by other members that include HP, IBM and Texas Instruments (TI).

OpenMP 4.0 accelerator model for heterogeneous SoC

Texas Instruments' proposed OpenMP 4.0 accelerator model for heterogeneous SoC

Matthijs van Waveren, marketing coordinator for the OpenMP ARB, as well as the Fujitsu representative, said shared memory is growing as an application field. The OpenMP API is a portable, scalable model that gives parallel programmers a simple and flexible interface for developing parallel applications for platforms ranging from embedded systems and accelerator devices to multicore systems and shared-memory systems. It was initially adopted by computer scientists as an informal standard in 1997.

A number of member companies have support in their products for OpenMP, said van Waveren. For example TI offers support for the OpenMP API in its KeyStone multicore architecture, which supports heterogeneous programming as well as the integration of TI's fixed- and floating-point TMS320C66x DSP cores and ARM Cortex-A15 MPcore processors. Its C66x DSPs were the first multicore DSP devices to support the OpenMP API.

The fields for which the OpenMP standard might find use are fairly broad, added van Waveren, and there are more and more use cases, from auto manufacturers doing car crash simulation and analysis to aerospace companies running simulations to reduce drag on wings.

The OpenMP 4.0 API specification was released in July 2013 and supports the programming of accelerators, SIMD programming and better optimisation using thread affinity. The release added a new mechanism to describe regions of code where data and/or computation should be moved to another computing device.

- Gary Hilson
  EE Times





Comment on "Memory group welcomes Micron to driv..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top