Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Processors/DSPs
 
 
Processors/DSPs  

Forthcoming Intel server to use 3D Crosspoint memory chips

Posted: 17 Aug 2015     Print Version  Bookmark and Share

Keywords:Intel  memory  DDR4  DRAM  server 

"I've been looking for some Jedec standard in this area, but it has not happened I would love to see Intel take a DDR4 transactional interface to Jedec," he said.

Power hungry and relatively expensive

Eggleston believes 3D Crosspoint is a "re-branded form of phase-change memory," a variant of something Intel demonstrated in 2009. Another analysis recently concluded the Intel/Micron technology is definitely not PCM. Intel and Micron have not detailed the technology so far.

In general, crosspoint memories "are not ideal I spent more than five years building them, and they have a cost problem associated with the lithography needed," he said, noting a 20nm design would require 20 passes through a stepper for some critical layers.

Micron told investors earlier this year it will start producing two new memory technologies this year, the first a relatively high cost one coming this year, Eggleston noted. "I might expect some memory makers without Crosspoint will bring down their DRAM prices rapidly to try to squeeze out this technique," he said.

3D Crosspoint

Intel is expected to announce extensions in SkyLake Xeon SoCs to the DDR4 bus to accommodate 3D Crosspoint memories.

Among its other hurdles, phase-change memories "consume a lot of energy, so I think they will have trouble meeting the 12W power window for a standard DIMM," he said. "So this probably requires a new thermal design and that's a major undertaking, hard for server makers," he added.

The Intel/Micron Crosspoint "shows promise, but needs a lot of mainly software support and will face challenges hitting a price significantly below DRAM, so I am not expecting big changes anytime soon," said Jim Handy, a principal analyst for Objective Analysis.

Besides extensions to the DDR bus, the chips will require support for persistent memory both in the operating system and in applications, Handy said. The Storage Networking Industry Association has done work in this area and Intel said it will have new CPU instruction to assist, Handy added.

Eggleston noted that Marvell's Final Level Cache concept, announced in February, is similar to the Intel approach.

- Rick Merritt
  EE Times


 First Page Previous Page 1 • 2



Comment on "Forthcoming Intel server to use 3D C..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top