Global Sources
EE Times-India
EE Times-India > EDA/IP

DSP core offers ultra-low-power processing for IoT

Posted: 24 Apr 2015     Print Version  Bookmark and Share

Keywords:Cadence  Tensilica  IoT  DSP core  wearable 

While I'm not entirely sure if the hype surrounding the Internet of Things (IoT) has reached its peak, the technology is still definitely very 'hot.' Consumers are always on the lookout for the latest and greatest IoT products; design companies are pulling out all the stops in creating these products; and MCU and DSP vendors are constantly releasing higher-performance, higher-capacity, lower-power next-generation devices aimed at the IoT space.

One problem is that it's not possible to create a one-size-fits-all IoT processor. Different IoT devices have varying requirements for three ubiquitous functions:

Sensing: Always-on sensor fusion involving navigation, context awareness, embedded speech and embedded vision, biometric monitoring (voice and face recognition/triggering), etc.

Computation: Bit manipulation, security and encryption, digital signal processing, etc.

Communications: MAC and PHY, Bluetooth Low Energy (BLE), WiFi, ZigBee, SmartGrid, LTE, GNSS, etc.

And, sitting on top of all of this we also have control functions. The thing is that every application has its own unique requirements, and existing processor cores are not ideally suited for all of these tasks.

And so we come to Tensilica, which (since April 2015) is now a business unit of Cadence Design Systems. Tensilica has a very interesting backstory. Founded in 1997, the Tensilica team came up with a very clever tool called the Xtensa Innovation Platform, which can be used to generate custom dataplane processor unit (DPU) cores that offer a unique blend of CPU plus DSP functionality.

Cadence Tensilica Fusion DSP core

The Cadence Tensilica Fusion DSP core is a base architecture that promises to deliver ultra-low-power processing for IoT, wearables and wireless connectivity applications.

Using Xtensa, system architects can describe the architecture they require for a particular application, ranging from an ultra-small, low-power, cache-less controller to a high-performance 16-way SIMD, 3-issue VLIW DSP core. You can employ Xtensa to generate DPUs that are unique in two basic ways:

Configurability:Xtensa offers a menu of checkbox and drop-down options allowing you to pick and choose only the features you need. Once you've determined the best implementation, the automated Xtensa Processor Generator creates pre-verified RTL and a complete matching software toolchain (C/C++ compiler, debuggers, simulators and RTOSes), including models for system integration and EDA scripts for production.

Extensibility: You can add your own instructions, registers, register files and much more using the Tensilica Instruction Extension (TIE) methodology. In this case, you only have to specify the functional behaviour of the new data path elements in the Verilog-like TIE language, and then the RTL and whole tool chain is automatically generated.

It's wonderful to have all of these configuration possibilities at one's fingertips. The trick, of course, involves knowing which buttons to press and which options to select in order to achieve the optimal DPU for a particular application space. This explains why, in 2006, Tensilica used its own Xtensa technology to introduce what it called the "Diamond Standard" family of processor cores. This was (and still is) a set of six off-the-shelf synthesisable cores that range from area-efficient, low-power controllers to high-performance DSPs, all of which lead the industry in their respective categories both in lowest power and highest performance, according to Cadence.

1 • 2 Next Page Last Page

Comment on "DSP core offers ultra-low-power proc..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top