Controls/MCUs
Dead-time compensation for VSI drives
Keywords:pulse width modulated voltage source inverter DC bus circuit PWM-VSI inserted blanking
One of the main problems in pulse width modulated voltage source inverter (PWM-VSI) drives is the non-linear voltage gain caused by non-ideal characteristics of the power inverter. The most important non-linearity is caused by the necessary blanking time between top and bottom switch to avoid inverter leg shout-through of the DC bus circuit. The type of the switch and pre-driver characteristics determine amount of the necessary blank time. The error caused by this phenomena can be significant in various cases and can cause the drive regulation issues and system instabilities.
This application note shows one of the methods to minimise or eliminate impact of the inserted blanking time so-called dead-time.
View the PDF document for more information.
Originally published by Freescale Semiconductor Inc. at www.freescale.com as "Dead-Time Compensation Method for Vector-Controlled VSI Drives Based on Qorivva Family".
Comment on "Dead-time compensation for VSI drive..."
Visitor(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Webinars
Visit Asia Webinars to learn about the latest in technology and get practical design tips.
Search EE Times India