Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Networks
 
 
Networks  

Pre-verified packet sol'n aimed at networking appliances

Posted: 25 Jun 2014     Print Version  Bookmark and Share

Keywords:Altera  networking appliance  Cavium  IP core  FPGA 

Altera Corp. has announced that its Interlaken Look-Aside intellectual property (IP) core has been tested and is compatible with Cavium's NEURON Search Processor. According to the company, the deployment-ready, pre-verified solution gives networking OEMs a low-latency, high-performance packet interface for networking appliances such as routers, switches, firewalls and security storage.

The Interlaken Look-Aside IP core is offered today as part of Altera's portfolio of best-in-class IP cores that are optimised to provide superior performance, latency and area utilisation when integrated within Altera's Arria 10 and Stratix V FPGAs.

Packet classification solution

Altera's FPGA-based Interlaken Look-Aside solution enables interoperability between a datapath device and a look-aside coprocessor with transfer rates up to 300Gb/s and delivers more than 500 million packets per second performance. In addition to the superior performance, the Interlaken Look-Aside IP is comprised of soft and hardened logic blocks that offer customers a high degree of user interface, lane and data rate configuration flexibility for optimal integration, detailed the company.

Altera and Cavium tested and verified the Interlaken Look-Aside solution using a Stratix V FPGA and a NEURON Search Processor. The low-latency packet interface and scalable storage space provides high performance and high capacity for Access Control List (ACL) and packet classification applications. An interoperability report is available from Altera that describes the testing methods and performance metrics achieved using Altera's Interlaken Look-Aside IP core interfacing with Cavium's NEURON Search Processor.

Cavium's NEURON Search Processor family, already shipping in production, targets a range of high-performance, L2-L4 network search applications. The search processor family supports up to one million IPv4 and IPv6 rules, delivers hundreds of millions of searches per second and consumes less than 20W max power. The NEURON Search Processor provides tremendous flexibility in storing rules and specifying rule table formats.

Altera's Interlaken Look-Aside IP core and interoperability report are available from Altera.





Comment on "Pre-verified packet sol'n aimed at n..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top