Quick start guide for Petaluma ZedBoard

This application note provides a high-level overview of the steps required to quickly get the Petaluma design running by downloading and running the FPGA project. Detailed instructions for each step are provided in the document. The Petaluma (MAXREFDES30#) sub-system reference design will be referred to as Petaluma throughout the document.

The top level of the hardware design is a Xilinx PlanAheadProject for Xilinx PlanAhead version 14.2. The Verilog-based arm_system_stub.v module provides FPGA/board net connectivity, and instantiates the wrapper that carries both the Zynq Processing System and AXI_MAX11046 custom IP core that interface to the FMC connector. This is supplied as a Xilinx software development kit (SDK) project that includes a demonstration software application to evaluate the Petaluma sub-system reference design. The lower level c-code driver routines are portable to the user's own software project.

View the PDF document for more information.

Originally published by Maxim Integrated Products Inc. at www.maxim-ic.com as "Petaluma (MAXREFDES30#) ZedBoard Quick Start Guide".

Comment on "Quick start guide for Petaluma ZedBo..."

Username: Visitor(To avoid code verification, simply login or register with us. It is fast and free!)

Comments:	* You can enter [0] more charecters.
*Verify code:

Related Terms

What is FPGA?
Short for Field-Programmable Gate Array, a type of logic chip that can be programmed. An FPGA is similar to a PLD, but whereas PLDs are generally limited to hundreds of gates, FPGAs support thousands of gates. They are especially popular for prototyping integrated circuit designs. Once the design is set, hardwired chips are produced for faster performance.

Quick start guide for Petaluma ZedBoard

Read the latest news, trends and analysis

By Type

By Department

By Technology

Learn design techniques

Share your viewpoint

Get support

Stay in touch with us

Partner with us

Stay in touch with EE Times India