Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > FPGAs/PLDs

20nm FPGAs from Xilinx boast PCI Express compliance

Posted: 06 May 2014     Print Version  Bookmark and Share

Keywords:Xilinx  PCI Express  FPGA  ASIC  SoC 

Xilinx Inc. has revealed that its Kintex UltraScale FPGAs are the first 20nm devices to achieve PCI Express compliance and are included on the PCI-SIG integrator's list. The FPGAs, with integrated Endpoint blocks for PCI Express enabling high performance applications, passed rigorous electrical, protocol and interoperability tests, stated the company.

The UltraScale family supports Gen3 (8Gb/s) speeds with up to x8 links and up to six integrated PCIe blocks to enable high throughput applications such as wireline and data centre applications requiring SRIOV with expandable physical and virtual functions. Design engineers can meet the high system bandwidth and programmable system integration needed in a variety of applications with no-cost integrated PCIe blocks.

Xilinx 20nm UltraScale devices claim to deliver an ASIC-class advantage with the industry's only ASIC-class programmable architecture coupled with the Vivado ASIC-strength design suite and UltraFast design methodology. The UltraScale product portfolio extends Xilinx's Kintex and Virtex FPGA and 3D IC families, based on the UltraScale architecture and TSMC 20nm SoC process. UltraScale devices enable 1.5x to 2x realisable system performance and integration, and consume up to half the power, relative to presently available solutions. These devices promise to deliver next generation routing, ASIC-like clocking, and enhancements to logic and fabric to eliminate interconnect bottlenecks while supporting consistently high device utilisation without performance degradation. With footprint compatibility between families, Kintex UltraScale FPGAs provide a clear migration path to Virtex UltraScale devices.

The Kintex UltraScale devices are sampling.

Comment on "20nm FPGAs from Xilinx boast PCI Exp..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top