Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > FPGAs/PLDs

Quick start guide for Sonoma ZedBoard

Posted: 19 Feb 2014     Print Version  Bookmark and Share

Keywords:Sonoma  Xilinx  ISE  ZedBoard  Zynq 

Here is a high-level overview of the steps required to quickly get the Sonoma design running by downloading and running the FPGA project.

The top level of the hardware design is a Xilinx PlanAhead Project (.prr) for Xilinx PlanAhead version 14.2. The Verilog-based arm_system_stub.v module provides FPGA/board net connectivity, and instantiates the wrapper that carries the Zynq Processing System. This is supplied as a Xilinx software development kit (SDK) project that includes a demonstration software application to evaluate the Sonoma subsystem reference design. The lower level c-code driver routines are portable to the user's own software project.

View the PDF document for more information.

Originally published by Maxim Integrated at as "Sonoma (MAXREFDES14#) ZedBoard Quick Start Guide".

Comment on "Quick start guide for Sonoma ZedBoar..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top