Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > FPGAs/PLDs
 
 
FPGAs/PLDs  

Quick start guide for Carmel Zedboard

Posted: 12 Feb 2014     Print Version  Bookmark and Share

Keywords:Xilinx  ISE  Carmel  FPGA  software development kit 

The top level of the hardware design is a Xilinx ISE Project Navigator Project (.XISE) for Xilinx ISE version 14.2. The Verilog-based top.v module provides FPGA/board net connectivity, allows HDL interaction with peripherals, and instantiates the wrapper that carries both the Zynq Processing System and (I2C, SPI, GPIO, UART) soft peripherals that interface to the Pmod ports. This is supplied as a Xilinx software development kit (SDK) project that includes a demonstration software application to evaluate the Carmel sub-system reference design. The lower level c-code driver routines are portable to the user's own software project.

Here's a high-level overview of the steps required to quickly get the Carmel design running by downloading and running the FPGA project. Detailed instructions for each step are provided in the following pages.

View the PDF document for more information.

Originally published by Maxim Integrated at www.maxim-ic.com as "Carmel (MAXREFDES18#) ZedBoard Quick Start Guide".





Comment on "Quick start guide for Carmel Zedboar..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top