Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > FPGAs/PLDs
 
 
FPGAs/PLDs  

ASIC remedies for noisy analogue issues

Posted: 15 Jan 2014     Print Version  Bookmark and Share

Keywords:mixed-signal ASICs  analogue circuits  prototyping  noise  manufacturing spin 

Noise is a typical issue in mixed-signal ASICs, degrading performance and jeopardizing the completion of products. This application note gives hints and tips for adding external circuits that make many of these ASICs operational for prototyping or shippable as final products. Ways to optimise the ASIC by correcting noise in analogue circuits, making adjustments, calibrating gain and offset, and cleaning power sources are discussed. The payoff is quicker time to market and even the prevention of an extra ASIC manufacturing spin.

View the PDF document for more information.

Originally published by Maxim Integrated at www.maxim-ic.com as "ASIC Fixes for Noisy Analog Oops".





Comment on "ASIC remedies for noisy analogue iss..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top