Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Memory/Storage

Altera, Micron demo FPGA, HMC interoperability

Posted: 09 Sep 2013     Print Version  Bookmark and Share

Keywords:Altera  Micron  FPGA  HMC  interoperability 

Altera Corp. and Micron Technology Inc. have demonstrated the interoperability between Altera Stratix V FPGAs and Micron's Hybrid Memory Cube (HMC). According to the firms, the technology will allow system designers to evaluate the benefits of HMC with FPGAs and SoCs for next-generation communications and high-performance computing designs.

The demonstration provides an early proof point that production support of HMC will be delivered with Altera's Generation 10 portfolio, in alignment with market timing, and includes both Stratix 10 and Arria 10 FPGAs and SoCs, the companies added.

HMC has been recognised by industry leaders and influencers as the long-awaited answer to address the limitations imposed by conventional memory technology, and provides ultra-high system performance with significantly lower power-per-bit. HMC claims to deliver up to 15 times the bandwidth of a DDR3 module and uses 70 per cent less energy and 90 per cent less space than existing technologies. HMC's abstracted memory allows designers to devote more time leveraging HMC's revolutionary features and performance and less time navigating the multitude of memory parameters required to implement basic functions. It also manages error correction, resiliency, refresh and other parameters exacerbated by memory process variation. Micron expects to begin sampling HMC later this year with volume production ramping in 2014.

Arria 10 FPGAs and SoCs are the first device families in the Generation 10 portfolio and will be the first devices to support HMC technology in volume production. Leveraging an enhanced architecture optimised for TSMC's 20nm process, Arria 10 FPGAs and SoCs will use HMC to extend the benefits by providing both 15 per cent higher core performance than today's highest performance Stratix V FPGAs and up to 40 per cent lower power compared to the lowest power Arria V midrange FPGAs, boasted the company. Arria 10 FPGAs and SoCs will offer up to 96 transceiver channels, enabling customers to take full advantage of the bandwidth that HMC has to offer.

Stratix 10 FPGAs and SoCs will enable the most advanced, highest performance applications across communications, military, broadcast and compute and storage markets. These high-performance applications often require the highest memory bandwidth, which drives the need for an HMC-ready architecture. Leveraging Intel's 14nm Tri-Gate process and an enhanced high-performance architecture that integrates with HMC technology, Stratix 10 FPGAs and SoCs will enable system solutions with an operating frequency over 1GHz, and two times the core performance of current high-end 28nm FPGAs. Stratix 10 devices will also allow customers to achieve up to a 70 per cent reduction in power consumption at performance levels equivalent to the previous generation.

Altera Stratix V FPGAs are available in volume production. The Stratix V and HMC demonstration is accessible for evaluation and will be in production with Arria 10 devices. First samples of Arria 10 devices will be available in early 2014, with Quartus II design software support is available in early access. Altera will have 14nm Stratix 10 FPGA test chips in 2013 and design software support in 2014. Micron will begin a general sampling of HMC later this year, with volume production ramping in 2014.

Comment on "Altera, Micron demo FPGA, HMC intero..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top