Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Power/Alternative Energy
 
 
Power/Alternative Energy  

Power tip: How to minimise check-out time

Posted: 13 May 2013     Print Version  Bookmark and Share

Keywords:power supply  layout  switching circuits  bypass capacitors 

A well-designed power supply can be ruined with a sloppy layout. There are high power switching circuits as well as sensitive analogue circuitry in a power supply, and mixing the two can result in chaotic operation. It even may appear that the power supply is oscillating as the control loop tries to correct for the unintentionally injected noise. A few minutes of planning and reviewing your layout can save days of lab check-out and debugging as you sort out noise issues.

Figure 1 shows a layout where the engineer did not do a good job of isolating the switching and noise sensitive circuits. In this case, he inadvertently capacitively coupled the switching node of a buck regulator into the input of the error amplifier. This often happens because of the large number of components connected to the error amplifier. With this controller IC, it is even more likely to be a potential problem since the switch node is two pins away from the error amplifier input. Fixing this problem is relatively easy. Simply separate the nodes and then run a ground connection between the two to serve as a shield. It seems the IC designer realised this potential problem by the inclusion of a ground pin between the switch node and error amp input.

Figure 1: Watch noise sources (switch node) and high impedance nodes (amp input).

Figure 2 presents a case where the designer did not think about current flow in bypass capacitors and snubber resistors, and ended with high-frequency noise in his power supply output. This is a synchronous buck regulator which has a snubber (C1 and R2) to provide noise reduction. In synchronous buck regulators, there are two switching transitions. The first occurs when the high-side switch turns off, the output inductor drives the switch node to ground, and the low-side switch turns on. This is a benign transition as the switches turn on and off with zero voltage across them. For the other transition, the low-side switch turns off and current continues in its body diode until the high-side switch recovers it. A surge of current is generated, which excites the resonance of the package inductance and the capacitance associated with the switch node. If the switching dead times are short enough, the diode can be prevented from conducting, but shoot-through can result in a similar surge of current. This is not a benign transition. The recovery of the diode and capacitance on this node is hard switched, and the ringing voltage on the switch node can substantially exceed the input voltage. This ringing will have components in the 100MHz range, which can couple to the output through the distributed capacitance of the output inductor (L1). The snubber damps the resonance, so it carries high-frequency current.

Figure 2: Minimise ground plane current for reduced noise problems.

The person responsible for layout could have improved his noise situation with proper component placement. First, the chip bypass capacitor could have been better placed to keep high current (shown in light blue) out of the board. It works better if the bypass capacitor is located horizontally below the IC. This facilitates short connections to both power and ground, minimising inductance and keeping high frequency currents out of the ground plane. Secondly, there is significant inductance in the snubber hook-up, which also results in high-frequency current in the ground plane. Snubber components could be placed along the bottom of the IC, to the right of the relocated bypass capacitor. Finally, this layout is another example of mixing switching and sensitive circuits. The connection to the snubber is located adjacent to the high-impedance voltage sensing circuit.

To summarise, thoughtful placement of power supply components save checkout time on your prototypes. It is important to recognise that there are both noise-sensitive and noise-emitting nodes in your design. You will want to keep them separate. Also, pay attention to bypass capacitors and snubbers. Keep their leads short and keep high frequency/high AC currents out of ground planes with proper component placement. Finally, preserve your ground plane integrity by minimising the amount of other etch runs on these layers.

About the author
Robert Kollman is a Senior Applications Manager and Distinguished Member of Technical Staff at Texas Instruments. He has more than 30 years of experience in the power electronics business and has designed magnetics for power electronics ranging from sub-watt to sub-megawatt with operating frequencies into the megahertz range. Robert earned a BSEE from Texas A&M University, and a MSEE from Southern Methodist University.

To download the PDF version of this article, click here.





Comment on "Power tip: How to minimise check-out..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top