Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Data management system aimed at analogue design

Posted: 06 Mar 2013     Print Version  Bookmark and Share

Keywords:analogue design  Analogue Verification Flow  Virtuoso 

Methodics Inc. introduces a robust and comprehensive design data management system geared for complex analogue IC design.

The Analogue Verification Flow works within the Virtuoso design environment from Cadence Design Systems and claims to offer unmatched control and efficiency for engineers and management.

According to Methodics, the solution is the industry's first test, regression and release methodology specifically for analogue designers. It is based on a methodology that has been proven over many years in the digital RTL/DV space and is now optimised to deliver the full power of advanced verification management to the analogue space.

With the systems' VersIC Verification feature, designers can launch scripted tests right from Cadence Virtuoso design environment—port checks, abutment checks, DRC, LVS etc. Users and managers can also track a history of test activity. The flow is designed to facilitate seamless communication between team members as well as between designers and managers. The integrated release methodology provides even more efficiency for top-level integrators, making integration runs painless and streamlined.





Comment on "Data management system aimed at anal..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top