Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Using Vivado HLS for floating-point design

Posted: 10 Jan 2013     Print Version  Bookmark and Share

Keywords:Register Transfer Level  RTL 

This application note discusses how the Vivado High-Level Synthesis (HLS) tool transforms a C/C++ design specification into a Register Transfer Level (RTL) implementation for designs that need floating-point calculations. While the basics of performing HLS on floating-point designs are reasonably straightforward, there are some more subtle aspects that merit detailed explanation. This application note presents details on the basics and advanced topics relating to design performance, area, and verification of implementing floating-point logic in Xilinx FPGAs using the Vivado HLS tool.

View the PDF document for more information.

Originally published by Xilinx Inc. at www.xilinx.com as "Floating-Point Design with Vivado HLS".





Comment on "Using Vivado HLS for floating-point ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top