Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Amplifiers/Converters

Understand serial LVDS high-speed ADC interface

Posted: 04 Jan 2013     Print Version  Bookmark and Share

Keywords:SelectIO  FPGAs  analog-to-digital converters 

This application note tackles a method of utilizing dedicated SelectIO technology deserializer components (ISERDESE2 primitives) in 7 series FPGAs to interface with analog-to-digital converters (ADCs) with serial, low-voltage, differential signalling (LVDS) outputs.

The associated reference design illustrates a basic LVDS interface connecting a Kintex-7 FPGA to an ADC with high-speed, serial LVDS outputs.

View the PDF document for more information.

Originally published by Xilinx Inc. at as "Serial LVDS High-Speed ADC Interface".

Comment on "Understand serial LVDS high-speed AD..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top