Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Cadence VIP cuts turnaround time for ARM AMBA 4

Posted: 30 Oct 2012     Print Version  Bookmark and Share

Keywords:VIP  verification  turnaround time 

Cadence Design Systems Inc. announced multiple successful verification projects using Cadence Verification IP (VIP) for ARM AMBA protocols.

Leading customers, including CEVA, Inc., Faraday Technology Corporation, and HiSilicon Technologies Co., Ltd., have reduced their verification schedules from months to weeks and are successfully implementing the most advanced ARM technology using Cadence VIP for AMBA protocols, said the firm.

Cadence has worked closely with ARM to ensure its VIP solutions support ARM CoreLink CCI-400 Cache Coherent Interconnect and CoreLink NIC-400 Network Interconnect using the AMBA 4 protocols. As a result, mutual ARM and Cadence users benefit from a proven, flexible and highly differentiated verification solution for ARM CoreLink interconnect IP, according to the firm.

"As the complexity of ARM partners' designs increases year after year, successfully verifying the performance of the SoCs has become a critical imperative," said Joe Convey, director of design enablement at ARM. "The comprehensive Cadence verification IP solution for AMBA protocols has enabled our mutual customers to address this challenge while incorporating the latest ARM technology. ARM's partnership with Cadence helps customers achieve continued success as they roll out next-generation designs incorporating our most advanced AMBA specifications such as AXI4 and AXI Coherency Extensions (ACE)."

Cadence VIP Catalogue includes simulated, assertion-based and accelerated VIP for the ubiquitous AXI, AHB, and APB protocols. In addition, Cadence VIP supports AMBA 4, the latest addition to the AMBA family, which adds five new interface protocols: ACE for full cache coherency between processors; ACE-Lite for I/O coherency; AXI4 to maximise performance and power efficiency; AXI4-Lite and AXI4-Stream ideal for implementation in FPGA. Designers of IP, sub-systems and SoCs based on ARM protocols are said to have seen dramatic improvements in design quality and time to market by using the full range of verification IP offered by Cadence.





Comment on "Cadence VIP cuts turnaround time for..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top