Global Sources
EE Times-India
EE Times-India > EDA/IP

ST taps Cadence signoff for 28nm SoC tape out

Posted: 10 Oct 2012     Print Version  Bookmark and Share

Keywords:tape out  signoff  28nm 

STMicroelectronics deployed Cadence signoff technologies, in concert with the Cadence RTL-to-GDSII flow, to gain better quality of results and productivity while accelerating time to market in the tape-out of a 28nm SoC.

"The Cadence signoff solution cut weeks off our development schedule," said Thierry Bauchon, R&D director for STMicroelectronics' Unified Platform Division. "In one 24-hour period, for instance, we were able to fix thousands of hold violations across more than 60 mode-corner combinations on this design, which contained more than 20 million cells—something that would have taken us weeks to close with our prior signoff technology."

ST achieved its time-to-tape-out benefits by leveraging the integration of Cadence Encounter Timing System with Cadence QRC Extraction in conjunction with Encounter Digital Implementation (EDI) System.

At 28nm and below, increased variation due to smaller drawn devices increases the amount of process corners required for signoff to ensure working silicon. Encounter Timing System uniquely delivers comprehensive physically aware, multi-mode, multi-corner (MMMC) analysis across the design flow, engineering change orders (ECOs), and final signoff. ST cited the ability to understand the placement of cells during timing optimisation, along with the ability to distribute many modes and corners for analysis, as key to improving the quality of the ECOs and the turnaround time of final design closure.

"We are passionate about collaborating with technology innovators like ST, and are committed to continuing to deliver the best and most productive technology, tools, and flows to help them get their jobs done," said Chi-Ping Hsu, senior vice president, Silicon Realisation Group at Cadence. "For complex, MMMC, 28nm design and ECOs, the integrated Cadence signoff solution continues to impress customers with its unique ability to help deliver superior quality of silicon, designer productivity, and accelerated time to market."

Comment on "ST taps Cadence signoff for 28nm SoC..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top