Global Sources
EE Times-India
EE Times-India > EDA/IP

DesignWare DDR portfolio integrates DDR4 IP

Posted: 20 Sep 2012     Print Version  Bookmark and Share

Keywords:interface  IP  SDRAM 

Synopsys Inc. announces that it will update its DesignWare DDR interface IP portfolio with support for DDR4-based SDRAMs. With support for DDR4, DDR3 and LPDDR2/3 in a single core, the DesignWare DDR IP portfolio enables interfacing with both high-performance and low-power SDRAMs in one SoC, as required in applications processors for smartphones and tablets.

The IP solution includes the DDR4 multi-PHY and Enhanced Universal DDR Memory Controller (uMCTL2) that connect through a commonly used DFI 3.1 interface.

The DDR4 IP supports all the key DDR4 features planned for the upcoming JEDEC standard. It claims to offer 13 per cent increase in raw bandwidth and up to 50 less overall latency. It is also said to include intelligent system monitoring and control to power down elements of the IP as determined by the system's traffic patterns, resulting in lower power use.

Also, real-time scheduling features in Synopsys' unique CAM-based DDR controller can optimise the scheduling of data read/write traffic from multiple hosts, maximising performance and minimising latency.

The DesignWare DDR4 multi-PHY and Enhanced Universal DDR Memory Controller (uMCTL2) with support for DDR4 is expected to be available in 4Q 12.

Comment on "DesignWare DDR portfolio integrates ..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top