Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

SDK eases PHY signal processing implementation

Posted: 17 Feb 2012     Print Version  Bookmark and Share

Keywords:software development  communication standard  modem 

CEVA Inc. unveils the CEVA-XC323 DSP architecture-based software development kit (SDK) for runtime software development claiming up to 800MHz performance.

According to the company, this level of performance facilitates the design of software-based modems and associated application software for multiple communication standards, in parallel and in a real-time environment.

CEVA-XC323

The CEVA-XC323 boasts up to 800MHz .

The CEVA-XC SDK enables the full implementation of physical layer (PHY) signal processing in software for various communication standards including LTE, LTE-Advanced, HSPA+, HSPA, TD-SCDMA, Wi-Fi, DTV demodulation, digital radio and GPS. The SDK includes the CEVA-XC323 silicon—including CEVA's power scaling unit (PSU) that enables advanced power management within the SoC, a set of DSP software libraries and a range of standard interfaces, enabling easy integration into customer-specific system designs.

The kit also includes complete debug, profiling and tracing capabilities in real-time, to enable the modelling of real system conditions well in advance of customer silicon being available. The development kit is supported by CEVA-Toolbox, a software development, debug and optimisation environment.

CEVA-XC323 SDK

The CEVA-XC SDK supports various standard interfaces.

The SDK contains 6.5Gb/s optical transceiver, dual-port 1Gb/s Ethernet, 1GB of DDR2 memory, 64MB of SSRAM, HDMI in/out ports, dual Serial RapidIO transceivers, and multiple large user-programmable FPGA modules, to which can be added SoC-specific logic. The CEVA-XC323 silicon was manufactured in a 65nm process and includes the CEVA-XC323 DSP, two XC-DMA controllers, program cache (512KB of L1 data and 1MB of shared L2 memory), external 64/128bit AXI master and slave interfaces, 32bit master APB interface, multiple efficient master/slave memory interfaces, power management unit (PMU), timers, interrupt control unit (ICU), GPIOs and more.

The CEVA-XC SDK is available for purchase.





Comment on "SDK eases PHY signal processing impl..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top