Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Clocking, interface IP available in 28nm

Posted: 02 Dec 2011     Print Version  Bookmark and Share

Keywords:clocking  interface IP  PLL  SERDES  28nm 

Analog Bits reveals integrated clocking and interface IP including PLL, DLL, SERDES, DDR3 I/Os, TCAM high performance memories, and on-die thermometer IP on 28nm process technologies. Design kits are available immediately.

The company revealed for the first time that it has long had working silicon at the 32nm process nodes, and has delivered numerous 28nm IP based on a high performance (HP) and low power (LP) processes. It is now actively porting production-proven IP to multiple 28nm nodes, including the new 28nm HPM process.

Analog Bits' 28nm standard PLLs cover a range of frequency requirements up to 5GHz. They feature an exceedingly small footprint thanks to the pioneering "zero core area" technique, and like other Analog Bits PLLs, feature class-leading low jitter and low power with less than 1mA/GHz power consumption. Ultra Low Jitter (<100fs RMS) and Very High Speed (up to 20GHz) PLLs are also available.

The 28nm SERDES line supports the industry's lowest power consumption at 4.3mw/Gbps, and the industry's lowest latency. It has multi-rate and multi-protocol capabilities and adaptive equalisation to support PCI Express Gen 3 and backplane KR applications, as well as supporting over 70 standard protocols. This is ideal for high SERDES count chips due to its low area and power and excels as a chip-to-chip interconnect solution, according to the firm.

The new 28nm DDR3/LPDDR2 I/Os support designs with speeds up to 2.133Gbps and is programmable to support DDR3/3L/3U standards. The LPDDR2 products are targeted for hand held and consumer devices where lower power memory interfaces are essential.

The high performance TCAM memories feature capabilities beyond the 1GHz range. The 28nm temperature sensor is a highly integrated, low power, small form factor macro for monitoring temperature variation on-chip, allowing very high precision even in untrimmed usage.





Comment on "Clocking, interface IP available in ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top