Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Processors/DSPs
 
 
Processors/DSPs  

DSP design flow aims for medical imaging

Posted: 16 Sep 2011     Print Version  Bookmark and Share

Keywords:DSP  FPGA  floating-point 

Altera Corp. demonstrates model-based floating-point DSP design flow using FPGAs that allows implementation of complex floating-point DSP algorithms on an FPGA. The floating-point design flow combines and integrates the algorithm modelling and simulation, RTL generation, synthesis, place and route, and design verification stages.

The integration enables quick development and rapid design-space exploration, both at the algorithmic level and at the FPGA level, and ultimately reduces overall design effort.

Berkeley Design Technology Inc. (BDTI) conducted an independent analysis and validated the design's efficiency and ease of design implementation in Altera's Stratix and Arria FPGA families.

The floating-point DSP design flow includes Altera's floating-point DSP compiler, which is integrated into the DSP Builder Advanced Blockset, Quartus II RTL tool chain, and ModelSim simulator, as well as the MATLAB and Simulink tools from MathWorks to simplify the DSP algorithm-implementation process on FPGAs.

"Using Altera's high-level DSP model-based flow, designers can implement and verify complex floating-point algorithms more efficiently and quickly than would be possible with traditional HDL-based design," said Vince Hu, VP of product and corporate marketing at Altera. "Once the algorithm is modelled and debugged at a high level, the design can be easily synthesised and targeted to any Altera FPGA."

Altera's new design flow is said to be ideally suited to the demanding linear algebra problems typically requiring the dynamic range offered by floating-point DSP. Matrix inversion is representative of the type of processing used in radar systems, multiple-input, multiple output (MIMO) wireless systems, medical imaging and many other DSP applications.

In the evaluation of Altera's floating-point design flow, independent technology analysis firm BDTI stated, "Rather than building a datapath consisting of elementary floating-point operators..., the floating-point compiler generates a fused datapath that combines elementary operators into a single function or datapath. In doing so, it eliminates the redundancies present in traditional floating-point FPGA designs." BDTI concluded, "With the fused data path methodology, complex floating-point data paths are implemented with higher performance and efficiency than previously possible."





Comment on "DSP design flow aims for medical ima..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top