Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Embedded
 
 
Embedded  

Designing with printed non-volatile ferro-electric memories

Posted: 25 Jul 2011     Print Version  Bookmark and Share

Keywords:ferro-electric  memory  Printed electronics 

Printed electronics has shifted its focus on the production of individual components to the design and initial commercialisation of integrated systems. To build such systems, the use of non-volatile random access memory is often essential. This article describes the function and design of Thinfilm memories based on a reversible ferro-electric capacitor structure, and their application to novel products and markets.

Basic memory cell
A Thinfilm memory cell consists of a ferroelectric polymer sandwiched between two electrodes, denoted arbitrarily as a bit line (BL) and a word line (WL). On the application of a sufficient voltage, the dielectric dipoles within the polymer layer align, and because of hysteresis when the voltage is removed, the dipoles remain pinned in the state they had during the voltage pulse.

This is depicted in the curve in figure 1a. As the voltage can either be polled in a positive or negative direction, the dipoles can align in two separate directions. The ferro-electric capacitor cell is thus bistable and by applying a proper voltage pulse it can be 'written' into two different stable states. As is indicated in figure 1, the 0-state is defined to be on the top of the hysteresis curve, when the x-axis is the BL voltage minus the WL voltage, while the 1-state is at the bottom.

image name

image name

image name

Figure 1: a) Hysteresis curve, b) ferro-electric connected to a charge integrator and c). 0-signals and 1-signals from 5500 R2R produced cells.

The electrode chosen as the BL is connected to a sense amplifier which detects the cell state. Using charge integrator circuitry (Fig.1b), the sense amp outputs a voltage proportional to the amount of charge released from the cell when the read voltage pulse is applied. As can be seen in the hysteresis curve, reading a cell in the 0-state gives a larger charge release compared to reading a 1-state cell. Figure 1c shows sampled charge integrator outputs, converted to polarisation from 5500 memory cells. The red dots show the polarisation (uC/cm2) measured when the cell is written into a 0-state before measurement, while blue dots correspond to readings from the same cells written with 1-state signals. As can be seen, there is a large difference in output signals, and use of a suitable threshold allows for identification of the data content of the memory cell.

1 • 2 • 3 Next Page Last Page



Comment on "Designing with printed non-volatile ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top