Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Processors/DSPs
 
 
Processors/DSPs  

DDR3 design requirements for KeyStone devices

Posted: 08 Jun 2011     Print Version  Bookmark and Share

Keywords:DDR3 interface  DSP  DRAM 

This document provides implementation instructions for the DDR3 interface incorporated in the Texas Instruments Keystone series of DSP devices. It supports 1333 MT/s and higher memory speeds in a variety of topologies (see to the Data Manual for supported speeds). This document assumes the user has a familiarisation with DRAM implementation concepts and constraints. When searching for a particular configuration see the appendix, which will alleviate the need for searching the entire document which contains all possible variations.

View the PDF document for more information.





Comment on "DDR3 design requirements for KeySton..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top