Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Controls/MCUs
 
 
Controls/MCUs  

NAND Flash controller complies with ONFI 3.0

Posted: 17 May 2011     Print Version  Bookmark and Share

Keywords:nand flash  controller  ip core 

Arasan Chip Systems Inc. introduces NAND Flash Controllers that comply with the Open NAND Flash Interface (ONFI) 3.0 specification and are designed to support both SLC and MLC flash memories.

The ONFI 3.0 compliant NAND Flash Controller IP Core is a full featured, easy to use, synthesisable design that can be easily integrated into any SoC or FPGA development.

The controller works with any suitable memory device up to 128Gb from leading memory providers such as Micron, Samsung, Toshiba, Hynix, ST-Micro, and others. Arasan's NAND Flash Controller supports fast transfer modes up to 400MTS with differential signalling on clock and data, and double data-rate transfers (DDR). The IP incorporates all of the features of ONFI 3.0 such as eight chip enables, page sizes up to 8K and ECC up to 64bit with dynamic configuration, warm-up cycles. All ONFI 3.0 commands are supported and the controller is backwards compatible with earlier versions of ONFI.

The IP core supports the ONFI Working Group 3.0 standard and uses differential signalling on the clock and data lines and clocks at any frequency up to 200MHz.

The rapid development of new, high capacity NAND memory devices makes it the preferred non-volatile memory solution for a wide range of products from cell phones, consumer electronics to netbooks. However, this increase in capacity and performance of NAND memories is accompanied with the corresponding increase in memory controller complexity. Arasan's NAND Flash Controller is designed to handle the growing raw error bit rates as NAND memory migrates to finer process geometries by processing information contained in the Extended ECC Information data structure stored in NAND memory. In addition, the controller supports booting directly from NAND memory. The IP core is easily implemented using a generic standard cell based flow combined with delay components that are part of a typical ASIC cell library. By integrating Arasan's NAND Flash Controller, SoC designers can interface to a variety of NAND memory devices via a standard ONFI interface.

Arasan offers a 'Total IP Solution' for its NAND Flash Controller IP core consisting of RTL source code, synthesis scripts, test environment and documentation, all backed by Arasan's World-class customer support.





Comment on "NAND Flash controller complies with ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top