Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Manufacturing/Packaging
 
 
Manufacturing/Packaging  

Micro SMD wafer level CSP

Posted: 29 Mar 2011     Print Version  Bookmark and Share

Keywords:Micro SMD  surface mount 

Micro SMD is a wafer level CSP (WLCSP) with the following features:
1. Package size equal to die size.
2. Smallest footprint per I/O count.
3. Use of underfill is not recommended.
4. Interconnect layout available in 0.3, 0.4 or 0.5 mm pitch.
5. No interposer between the silicon IC and the printed circuit board.
6. Both Lead-free and Eutectic solder versions available.

This document shows typical micro SMD products. They have solder bumps located on the active side of silicon IC. The micro SMD is offered in thin, ultra-thin and extreme-thin version. The micro SMD manufacturing process steps include standard wafer fabrication process, wafer re-passivation, deposition of solder bumps on i/o pads, backgrinding (for thin version), application of protective encapsulation coating, testing using wafer sort platform, laser marking, singulation and packing in tape and reel. The package is assembled on PCB using standard surface mount assembly techniques.

View the PDF document for more information.





Comment on "Micro SMD wafer level CSP"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top