Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Amplifiers/Converters

Timer A operation using two-phase pulse signal and quadrupled processing

Posted: 17 Feb 2011     Print Version  Bookmark and Share

Keywords:R32C/100  quadrupled processing 

This document by Renesas Electronics Corp. describes timer A operation using a two-phase pulse signal and quadrupled processing in event counter mode with the R32C/100 Series.

When using the event counter mode of timer A4, the timer counts a two-phase pulse signal applied to pins TA4IN and TA4OUT using quadrupled processing. When an overflow or underflow occurs, a high is output from the corresponding port.

View the PDF document for more information.

Comment on "Timer A operation using two-phase pu..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top