Global Sources
EE Times-India
EE Times-India > EDA/IP

Synopsys launches verification migration programme

Posted: 08 Feb 2011     Print Version  Bookmark and Share

Keywords:verification  migration  VCS 

Synopsys Inc. has introduced the verification FastForward migration programme that the company has been operating in pilot phase since 2009. The company has invited Cadence Incisive and Mentor Questa users to join it.

The verification FastForward migration programme has seen many verification teams migrate to Synposys' VCS multi-core-enabled functional verification solution and improve their verification effectiveness, Synopsys claimed.

The company claims the verification solution offers technologies including performance engines, SystemVerilog support for VMM, OVM and the UVM methodologies, a constraints solver, coverage closure technologies, low power verification capabilities, and a portfolio of verification IP.

By combining the verification FastForward programme and VCS' technologies, Synopsys says users can achieve up to 2x faster verification closure.

Synopsys said the verification FastForward programme includes technical services, training and expert verification support. As part of the programme, users gain access to services such as assistance with OVM to UVM testbench migration, migration of scripts, verification IPs, and regression environment, as well as training for efficient deployment of VCS and UVM methodology.

Separately, Synopsys launched VCS support for the UVM 1.0 methodology. Combined with existing support for VMM and OVM 2.1.1, the company claimed that "this offers VCS users the industry's most broad and mature SystemVerilog support."

- Anne-Francoise Pele
EE Times

Comment on "Synopsys launches verification migra..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top