Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Interface
 
 
Interface  

FPGAs optimised for RLDRAM 3 support

Posted: 30 Jul 2010     Print Version  Bookmark and Share

Keywords:FPGAs  DRAM  memory architecture  interface 

 Stratix V

Altera Corp. reveals its Stratix V family of FPGAs that feature a memory architecture offering networking equipment manufacturers with a memory interface solution capable of transferring voice, video and data across the Internet quickly and efficiently. According to Altera, the FPGAs are optimised to support Micron Technology's next-generation reduced-latency DRAM (RLDRAM 3) memory.

"Micron's next-generation RLDRAM 3 memory is designed specifically to meet the requirements of today's high-bandwidth networking applications and enable a faster, more efficient transfer of data over the network," said Bruce Franklin, senior business development manager for Micron. "Our long-standing relationship with Altera, combined with their commitment to providing high-performance FPGA solutions, is giving designers an effective pathway to more easily implement our leading reduced-latency memory."

Stratix V FPGAs deliver a high-throughput memory interface to external memory devices such as RLDRAM 3. All of the critical circuits in the device's read/write path are hardened to simplify timing closure at very high frequencies. To complement Stratix V FPGAs, Altera offers memory controller cores and associated design software that automatically reduces design cycle time when working with external memories.

"Altera and Micron have worked together for years on advancing the system throughput of our bandwidth-constrained customer base by improving the latency and performance of the FPGA memory interface. This enables our customers to get to market quickly with highly differentiated solutions," said Luanne Schirrmeister, senior director of component product marketing at Altera. "The new innovations made to the Stratix V memory architecture enable us to deliver the most efficient memory interface targeting today's highest performance networking applications."





Comment on "FPGAs optimised for RLDRAM 3 support"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top