Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Embedded
 
 
Embedded  

ADC packs digital-cell-based technology for ASICs, FPGAs

Posted: 27 Jul 2010     Print Version  Bookmark and Share

Keywords:analogue/digital converter  IP  digital  digital-cell-based 

 Stellamar

Stellamar LLC touts an innovative, digital-cell-based technology which enables the design of digital analogue/digital converters (ADCs) that offer reduced board space and elimination of expensive external ADCs. This technology targets both ASICs and FPGAs.

Using their IP, designers can embed a no-missing-code, oversampling ADC yielding 12-bit resolution and 15kHz bandwidth, suitable for applications such as data logging, voice, medical instruments, and low-frequency sensors.

The digital core needs only an LVDS input cell, a digital output cell and a handful of passive external components. The vendor claims their approach reduces time to market and risk significantly, while also decreasing cost and silicon footprint by 50 per cent. SNR at 4kHz is 72dB and 68dB at 15kHz. The IP has been built and evaluated with a Xilinx Spartan FPGA, see figure.

- Bill Schweber
EE Times





Comment on "ADC packs digital-cell-based technol..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top