Global Sources
EE Times-India
EE Times-India > EDA/IP

CircuitSutra joins Cadence System realisation alliance

Posted: 26 Jul 2010     Print Version  Bookmark and Share

Keywords:Cadence System realisation alliance  SystemC  virtual prototypes 

CircuitSutra joins Cadence System realisation alliance as a founding member. As part of this alliance, it will provide standards based SystemC modelling services to create Virtual Prototypes of SoCs, leveraging a full range of resources to help it market and deploy innovative solutions. This will enable mutual customers to quickly get started with TLM-driven design and verification methodology in a cost effective manner.

Cadence System Realisation alliance is a collaboration with tool, IP, service, methodology and training providers that will help accelerate customers' deployment of system-level solutions.

CircuitSutra is gearing up to become the default SystemC modelling services partner to SoC Intellectual Property (IP) companies worldwide. It has the skills to enable SoC companies' to quick start their Electronic System Level (ESL) design activity. CircuitSutra have demonstrated expertise in creating the virtual platform of SoC based on various popular embedded processors (ARM, MIPS, Atom) using the ESL design language SystemC/and standard SystemC API TLM2.0. Such a platform is able to boot the embedded operating system (Android, Moblin, Busybox) and can be used for the purpose of embedded software development. CircuitSutra can integrate such virtual platform into the Cadence Incisive software extension (ISX) environment, and refine the IP models as per the synthesisable subset of SystemC so that these can be synthesised to RTL using the C-to-Silicon compiler.

Comment on "CircuitSutra joins Cadence System re..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top