Global Sources
EE Times-India
EE Times-India > EDA/IP

Hitachi steps up verification with Cadence Palladium TBA

Posted: 22 Jul 2010     Print Version  Bookmark and Share

Keywords:system-level verification environment  Ethernet  routing  switching 

According to reports at Cadence Design Systems Inc., Hitachi Ltd engineers have used the Cadence Incisive Palladium transaction-based acceleration technology to successfully implement a new system-level verification environment for Ethernet routing/switching products. This new environment will allow the Hitachi engineers to run variable network traffic and validate their complex network components on the Palladium system.

Based on the Palladium emulation system and the Incisive Enterprise Simulator, the new environment increases performance by potentially 100 times over previous HDL simulation. The environment supports constrained-random test generation and offers greater control and visibility over the simulation, debugging and verification process.

Hitachi and Cadence engineers collaborated on the integration of Palladium transaction-based acceleration (TBA) technology into Hitachi's future LSI development flow. Hitachi's original environment was classic HDL simulation based, with signal-based communication among the testbench components, coverage-driven Hitachi-proprietary verification IP (VIP), and the DUT. To create the new environment, Hitachi engineers used a two-step process. First, they modified their VIP to add transaction-level interfaces. Then they adapted the bus-functional models in their VIP, and together with the DUT synthesised/mapped those into their Palladium emulation system. This resulted in a total performance increase of over 100 times. Besides Palladium TBA, Hitachi engineers also leveraged other palladium features for in-circuit emulation, such as Cadence SpeedBridge Adapters for Ethernet and ARM Logic Tiles, to facilitate emulation of verification interfaces and accelerate performance.

"Hitachi has been using Cadence palladium technology successfully for both in-circuit emulation and simulation acceleration for many years, and we are very pleased with the recent improvements in palladium TBA related to setup/compile time, debugging support, performance and ease of use," said Toru Hiyama, general manager, Monozukuri innovation operation, hardware Monozukuri division at Hitachi Ltd. "Our engineers were able to implement and run the new TBA environment with very impressive results in terms of performance, flexibility and scalability. We expect this new flow will compress our overall verification and validation schedules significantly."

"Our palladium transaction-based acceleration delivers the time-to-market and debugging benefits that enable leading companies like Hitachi to validate their complex designs thoroughly and with confidence," said Ran Avinun, product management group director for system design and verification at Cadence. "Palladium TBA is our latest example of capabilities to help customers accelerate full-system verification for critical projects."

Comment on "Hitachi steps up verification with C..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top