Global Sources
EE Times-India
EE Times-India > EDA/IP

Verification platform supports 512 simultaneous users

Posted: 29 Apr 2010     Print Version  Bookmark and Share

Keywords:Verification platform  simulation  emulation 

Cadence Design Systems, Inc unveils the Palladium XP, a verification platform that packs simulation, acceleration and emulation into a single verification environment. The highly scalable Palladium XP verification computing platform is a first fully integrated high-performance platform that is designed to support next-generation designs. It enables the design and verification teams to bring up their hardware/software environment faster and produce better quality embedded systems in a shorter time.

Cadence Palladium XP supports design configurations up to 2 billion (200 crore) gates, delivering performance up to 4MHz and supporting up to 512 users simultaneously. The platform also provides unique system-level solutions, including low-power analysis and metric-driven verification.

"Our system integration challenges require us to improve our tools and methodologies continuously. Cadence has kept pace with our requirements and provided us with an excellent verification computing platform," said Narendra Konda, director of engineering, NVIDIA. "Cadence Palladium XP helps us design, verify and integrate the hardware and software components of our advanced graphics processing unit (GPU) better than ever to stay at the top of our game."

The Palladium XP verification computing platform provides developers a high-fidelity representation of their design so they can quickly and confidently locate and fix bugs, resulting in better-quality IP, sub-systems, SoCs and system. Design teams can "hot swap" simulation with acceleration and emulation in a scalable verification environment as needed, which speeds the verification process and enables early access to testing embedded software and evaluating performance implications of different IP and/or system architectures.

"With the introduction of multi-core IP platforms, ARM and our customers are facing new design requirements to integrate and run complex CPU sub-systems with software," said John Goodenough, worldwide director of design technology at ARM. "Like its predecessor, the Palladium XP verification computing platform will be a valuable validation tool for these advanced designs. Our initial trials have shown that the Palladium XP runs current ARM workloads out of the box, with the additional ability to trade off domain utilisation for higher performance"

"The verification and hardware-software integration challenges of new system designs in the wireless, multimedia and networking markets are growing in complexity," said Ran Avinun, product management group director for system design and verification at Cadence. "By bringing together the best in Cadence simulation, acceleration and emulation technologies, we are delivering a unique platform that excels in bring-up time, ease of use, scalability and turnaround time."

The Palladium XP verification computing platform is available now worldwide. It is offered in two configurations, XL for design teams, and GXL for enterprise-class global teams.

Comment on "Verification platform supports 512 s..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top