Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Embedded

PSoC Designer system-level timing application example

Posted: 27 Oct 2009     Print Version  Bookmark and Share

Keywords:PSoC Designer  system level interface  generation interval 

PSoC Designer's system-level interface makes timing interval generation available in two different ways for low speed timing. First, the structure of a system-level application has built-in timing so that counting control loop iterations can help in implementing a timing function. Second, PSoC Designer contains an interval generator input driver whose pulses can be captured and counted to implement timing functionality. This application note shows how system-level applications can use these capabilities in five different timing functions.

View the PDF document for more information.

Comment on "PSoC Designer system-level timing ap..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top