Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Embedded
 
 
Embedded  

DSP engine packs dual 16bit MAC units

Posted: 03 Sep 2009     Print Version  Bookmark and Share

Keywords:DSP  processor  3G  VoIP 

Tensilica Inc. has launched the ConnX D2 16bit dual-MAC (multiply accumulate) DSP engine for its proven Xtensa LX dataplane processor cores for SoC designs.

The launch of the ConnX D2 comes just two months after the launch of the ConnX DSP line for 3G and 4G applications and represents a major push by Tensilica into broader communications processing applications, as well as low-power consumer devices.

A key feature of the new core is its compiler, in that any C code, including those written with C intrinsic functions for the TI C6x family or ITU reference code, can run unmodified and with excellent performance, the company claims.

Any new processing engine has the potential to be sidelined quickly because of a lack of compatible code, shallow ecosystem and poor industry support, compared to more established architectures. That's not the case with the ConnX D2. According to Steve Roddy, VP of marketing and business development, the company didn't go about reinventing the wheel, but instead focused on enhancing it, while enabling the use of a large base of existing C code.

"We don't have an existing legacy DSP architecture, so we can't say you can use all your existing code: but we did look at intrinsics for C code," he said. Specifically, those for the Texas Instruments C6x and ITU. "This gives us a large amount of industry software."

With the large ITU software code base available, the ConnX D2 DSP engine is ideal for telecom infrastructure and VoIP, two of its target applications, along with home gateways, PBX switches and voice switches. With its small size (less than 70,000 gates), the customisable ConnX D2 DSP engine is also ideal for a wide variety of low-power portable consumer applications including mobile wireless devices, next-generation disc drives and data storage, home entertainment devices and computer peripherals.

The core itself adds dual 16bit MAC units and an eight-entry, 40bit register file to the base architecture of the Xtensa LX DPU (dataplane processing unit) and supports a wide range of data types (e.g., 16-, 32-, and 40bit integer and fixed point; 16bit complex; 8- and 16bit vector), seven addressing schemes, and data manipulation instructions including shifting, swapping and logical operation.

It uses two-way SIMD (single instruction, multiple data) instructions to take full advantage of vectorisable C code and implements an improved form of VLIW instructions and a five-stage pipeline.

"It can do two full MAC operations per cycle with code stored in parallel," said Roddy, which he pointed out translates to three logical functions per cycle.

The ConnX D2 core uses a two-way VLIW SIMD architecture with a five-stage pipeline and can perform three logical functions per cycle. (Click on image to enlarge.)

Other key features include algorithm acceleration instructions, the ability to further customise the core using the Tensilica Instruction Extension methodology and complete tool support.

When optimised for high frequency operation, an Xtensa processor with the ConnX D2 DSP engine delivers clock speeds up to 600MHz in a 65nm general-purpose (GP) process. When optimised for low-area in cost sensitive applications, a fully configured Xtensa LX with ConnX D2 engine can occupy as little as 0.18mm² (fully routed) in 65nm GP process technologies. While core power consumption will vary with process technology and synthesis optimisation targets, one example data point is that a fully configured Xtensa LX core with the ConnX D2 DSP engine consumes 52µW/MHz in 65nm GP process technology (measured running an AMR-NB (VAD2) algorithm).

The ConnX D2 DSP engine will be available by October.

- Patrick Mannion
DSP DesignLine

For application notes and technical articles on DSP, visit Embedded Design India.





Comment on "DSP engine packs dual 16bit MAC unit..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top