Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Manufacturing/Packaging

EVG, Applied partner on 3D wafer bonding

Posted: 21 Jul 2009     Print Version  Bookmark and Share

Keywords:wafer bonding  3D  packaging application 

EV Group (EVG) and Applied Materials Inc. are collaborating to develop wafer bonding processes for the manufacture of through-silicon vias (TSVs) in 3D IC packaging applications. The two companies will be working together as members of the EMC-3D Semiconductor 3D Equipment and Materials Consortium.

Growing consumer demand for smaller, lower-power electronic devices with greater functionality is driving the need for TSV technology—a new approach to increase packaging density by vertically stacking chips. However, while conventional ICs use wafers approximately 750µm thick, 3D ICs require thinner wafers of about 100 um or less. Processed by themselves, these paper-thin wafers lose structural and edge integrity in high-temperature, high-stress processes such as metallisation, which poses manufacturing challenges and impacts device reliability. EVG and Applied will work together to address these issues by bonding temporary carrier wafers to device wafers prior to thinning. The carriers will support the ultrathin device wafers during subsequent process steps and can be removed afterwards.

The collaboration will explore the use of silicon and glass carrier wafers to determine substrate stability using EVG's wafer bonding and thin-wafer handling expertise and Applied's advanced etch, CVD, PVD and CMP process systems. The goal of this effort is to yield baseline processes and recommendations for the use of carrier-mounted wafers throughout the individual process steps offered by both parties. Results from the partnership will be shared with EMC-3D member companies.

"This is a continuation of our strategy to form alliances with leading equipment suppliers such as EVG to deliver fully-characterised TSV process flows to accelerate customers' time to market," said Hans Stork, group VP and chief technology officer of Applied's silicon systems group. "We look forward to working with EVG at Applied's Maydan Technology Centre in advancing this disruptive technology and expediting the adoption of TSVs for mainstream manufacturing."

"We are excited to collaborate with an industry leader like Applied, to expedite temporary bonding and debonding capabilities for 3D IC development," said Markus Wimplinger, corporate technology development and IP director at EV Group "As a co-founder of EMC-3D, EVG is committed to the consortium's mission to develop cost-effective and manufacturable TSVs for advanced semiconductors. This opportunity to work with Applied complements those efforts and brings us closer to realising 3D IC production for our customers."

Comment on "EVG, Applied partner on 3D wafer bon..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top