Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Processors/DSPs

C30 compiler to interface serial SRAM devices to dsPIC33F, PIC24F

Posted: 05 Jun 2009     Print Version  Bookmark and Share

Keywords:23XXXX  dsPIC33F  PIC24F MCU 

Microchip's serial SRAM product line represents a new way to add additional RAM to an application. With the small, 8-pin packages and the SPI, these devices give designers added system flexibility. The 23XXXX series of serial SRAM devices from Microchip Technology support a half-duplex protocol that functions on a master-slave paradigm that is ideally suited to data stream applications.

The bus is controlled by the microcontroller (master), which accesses the 23XXXX using the SPI peripheral built into the MCU. The SPI bus can operate at speeds up to 20 MHz for enhanced throughput. Communications can be paused using the HOLD pin.

This application note is part of a series that provide source code to help the user implement the protocol with minimal effort. It provides the hardware schematic for the interface between Microchip's 23XXXX series devices and the dsPIC33F DSC or the PIC24F MCU.

View the PDF document for more information.

Comment on "C30 compiler to interface serial SRA..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top