Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

IC verification: Coverage vs. qualification

Posted: 30 Apr 2009     Print Version  Bookmark and Share

Keywords:verification  functional coverage  simulation 

Verification is an expensive activity in IC development. It is also a difficult activity to complete efficiently. Coverage-driven verification has been widely adopted in the industry, but is also widely accepted as being an incomplete measurement of verification.

To find a design bug, three things must occur during the execution of the verification environment:
-The bug must be activated, i.e., the code containing the bug must be exercised.
- The bug must be propagated to an observable point, e.g., the outputs of the design.
- The bug must be detected, i.e., behaviour checked and a failure indicated.

Techniques such as code coverage and functional coverage can help ensure that design code is activated. However, they cannot guarantee that design bugs will be propagated, nor that they will be detected by the checkers and/or assertions.

The verification environment must exercise a path through the design (from inputs to checkers) and these temporal inter-process relationships are not present in code coverage information. It is quite possible that code will be covered only as an unintended side effect of a test case. Code coverage can indicate that code has been exercised during simulation, but this does not tell the user if a bug in the same code would propagate to a checker and cause a test case to fail. Furthermore, code coverage does not indicate if the output behaviour is being checked correctly.

View the PDF document for more information.





Comment on "IC verification: Coverage vs. qualif..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top