Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Design environment eases XDR memory development

Posted: 25 Feb 2009     Print Version  Bookmark and Share

Keywords:XDR memory  ESL  design environment  SystemC 

CoWare Inc. and Rambus Inc. have together come up with a comprehensive ESL design environment with CoWare Platform Architect for Rambus' XDR memory architecture. CoWare will distribute a SystemC model that will match configurations of Rambus' XDR memory sub-systems.

CoWare Platform Architect ESL environment is designed to do full architectural exploration, design verification and software performance validation when designing with an XDR memory sub-system. It is also designed to accelerate the design process as well as enable parallel development of the hardware and software.

Rambus' XDR memory architecture transaction level model incorporates the XDR memory controller, memory controller interface (PHY and XDR DRAM devices capable of delivering speeds of 3.2Gbps to 4.8Gbps. The SystemC models allow thorough system performance analysis of various options for end applications, design configurations and device types.

The system is touted to enable customers to achieve their performance targets without implementing a costly overdesign.

The SystemC model designed for Rambus' XDR memory architecture is available immediately from CoWare as part of the CoWare Model Library.

- Toni McConnel
Embedded.com





Comment on "Design environment eases XDR memory ..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top