Interface 
Implement QDRII+ and QDRII SRAM interfaces in FPGAs
Keywords:QDRII SRAM Stratix III buffer memory
According to Altera, QDRII+ and the QDRII SRAM devices are suited for bandwidth-intensive and low-latency applications such as controller buffer memory, look-up tables, and linked lists. QDRII+ and QDRII SRAM memory architecture features separate read and write ports operating twice per clock cycle to deliver a total of four data transfers per cycle.
Stratix III and Stratix IV I/Os are designed to support double-data rate external memory standards such as the QDRII+ and QDRII SRAM. Combined with the a self-calibrating physical interface, the ALTMEMPHY megafunction, Stratix III and Stratix IV devices deliver performance of up to 400 MHz or 1.6Gbps on top and bottom I/O banks. This application note lists the maximum clock rate support for Stratix III devices interfacing with QDRII+ and QDRII SRAM devices.
View the PDF document for more information.
| Related Articles | Editor's Choice |
Comment on "Implement QDRII+ and QDRII SRAM ..."
Visitor(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Webinars
Visit Asia Webinars to learn about the latest in technology and get practical design tips.
Search EE Times India
All rights reserved.Reproduction in whole or in part in any form or medium without the express written permission of UBM Asia Ltd. is prohibited.