Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Networks
 
 
Networks  

Serdes to move towards ADCs

Posted: 12 Feb 2009     Print Version  Bookmark and Share

Keywords:serdes  ADCs  backplanes 

Serialiser/deserialiser or serdes chips, which serve a lot of today's high-speed designs, will make the transition from analogue to digital techniques in the next few years, according to panellists at the International Solid State Circuits Conference (ISSCC). Just how and when this shift will happen was a matter of debate at the panel discussion. They argued whether analogue-digital converters (ADCs) would replace binary front-ends for serdes in backplane-based computer and communications systems.

"My answer is absolutely yes," said Ichiro Fujimori, a director of analogue engineering at Broadcom. "At data rates of 20Gbps and beyond ADCs will become mainstream," he said.

Fujimori said ADCs combined with multi-level coding techniques will enable lower cost designs, following the pattern set by DSL and voice-band modems years ago. "It's an interesting time for serdes designers," he said. "Our analogue and digital teams are starting to work much closer together."

Hirotaka Tamura, a researcher at Fujitsu Labs Ltd., agreed. He argued that a design using a 3-bit ADC and a suitably optimised analogue front end can support tomorrow's data rates with similar cost and die size as today's designs.

"CMOS technology trends are in favour of ADCs," he said.

Engineers from Texas Instruments and IBM took a more measured view, suggesting different designs will use a fragmented set of new techniques.

"There is an inevitable trend towards ADCs at higher data rates where [long reach] channels are fixed and use non-return to zero signalling," said Andrew Joy, a distinguished member of technical staff at TI. But short reach designs will stay with current techniques for a while and "in the long term, if we want to get the best performance from a channel, we have to go away from serdes and ADCs," he said.

"It's not as easy as in the DSL days because we are right at the performance limit of the technology," he added.

Michael Sorna, a member of technical staff at IBM, agreed. He noted that serdes are used for a wide range of designs beyond backplanes, including long distance optical and copper links and chip-to-chip interconnects.

What designers use in the future "depends on the target application," Sorna said. "Today's 10G backplanes are well suited to analogue equalisation, but the question is where the power is going long term," he said.

"My position is there is no one-size-fits-all solution," said Jared Zerbe, a technical director at Rambus. "There are many variables, and ADCs and advanced [analogue] line-rate equalisation are not that different when you boil them down," he said.

"ADCs are not and will never be a panacea," he added. "They are too expensive for slow links and too slow for fast links, but they are a best fit for medium speed and very complex backplanes, especially if Moore's Law stays ahead of data rate requirements," he said.

The debate comes on the heels of discussions at DesignCon about looming issues in testing systems at 20Gbps and beyond. One panel of experts said they foresee serial data rates as high as 25Gbps on the horizon.

- Rick Merritt
EE Times





Comment on "Serdes to move towards ADCs"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top