Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Power/Alternative Energy
Power/Alternative Energy  

Low-power design for analogue/mixed-signal IP

Posted: 26 Dec 2008     Print Version  Bookmark and Share

Keywords:low power design  power reduction  novel circuit techniques 

Power reduction and management techniques using multiple clock and power domains, dynamic voltage and frequency scaling and power gating are effective for digital circuit. For analogue design, lowering power consumption must be considered early in the design phase.

Novel circuit techniques can be used to reduce power significantly, enabling integration in very low-power mobile applications. Power reduction techniques include investigation of transmitter architectures, analogue signal processing in low-voltage domain, and sleep mode power reduction. From a systems perspective, applications that need to support low power embedded designs and portable devices such as smart phones and mobile internet devices will require new standards such as LPM and HSIC.

View the PDF document for more information.

Comment on "Low-power design for analogue/mixed-..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top