Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Embedded

Cadence unveils next-gen circuit simulator

Posted: 16 Dec 2008     Print Version  Bookmark and Share

Keywords:circuit simulator  process nodes  simulation technologies  parallel circuit solver 

Cadence Design Systems Inc. has unveiled the Virtuoso Accelerated Parallel Simulator (APS), the company's next-generation circuit simulator.

According to Cadence, the simulator offers the accuracy of the Virtuoso Spectre Circuit Simulator, developed to solve the largest and most complex analogue and mixed-signal designs across all process nodes.

The new simulator, a key part of the Cadence Multi-Mode Simulation solution 7.1 release, consists of a combination of Cadence simulation technologies and a new parallel circuit solver, along with an engine that efficiently harnesses the power of multi-processing computing platforms, Cadence said. Virtuoso APS has an accuracy and use model identical to the Virtuoso Spectre Circuit Simulator, delivering improved single-thread performance and scalable multi-thread performance, according to Cadence.

The new simulator is compatible with existing Cadence simulation technologies, the company said.

"The Virtuoso Accelerated Parallel Simulator is a significant addition to our Virtuoso Multi-Mode Simulation technology, serving as the simulation platform for a cost-effective, scalable and reliable solution for teams whose large, complex analogue designs pose some of today's greatest design challenges and verification bottleneck," said Zhihong Liu, corporate vice president of research and development for circuit simulation and physical verification products at Cadence, in a statement.

-EE Times

Comment on "Cadence unveils next-gen circuit sim..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top