Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Memory/Storage
 
 
Memory/Storage  

MirrorBit flash power and timing requirements

Posted: 09 Oct 2008     Print Version  Bookmark and Share

Keywords:MirrorBit  NOR flash  timing requirements 

MirrorBit NOR flash has several unique reset control signal timing requirements. Timing requirements vary by MirrorBit process and family (230nm, 110nm, 90nm, GLxxxM, WSxxxN, etc...). System designers must accommodate these requirements for reliable operation.

Reset timing in the first MirrorBit generation of devices works very similar to floating gate NOR flash. The power and timing requirements for power-on-reset and warm-RESET (also known as Hard Reset) for the CS99/CS99S MirrorBit devices (all families) are reviewed in this document.

View the PDF document for more information.





Comment on "MirrorBit flash power and timing req..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top