Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Memory/Storage
 
 
Memory/Storage  

Dynamic ODT in DD3

Posted: 08 Oct 2008     Print Version  Bookmark and Share

Keywords:on-die termination  DD3  SDRAM 

DDR3 SDRAM technology has the ability to transfer data at a much higher rate than previously possible. With these improved data rates, designers need options to improve the signal integrity of the data bus, while still maintaining performance. This technical note by Micron will describe dynamic on-die termination (ODT), which is a new feature introduced with DDR3 and provides systems with increased flexibility to optimise termination values for different loading conditions.

For optimum signalling, a typical dual-slot system will have a module terminate to a low impedance value (30Ω or 40Ω) when in an idle condition. When the module is being accessed during a write operation, greater termination impedance is desired, for example, 60Ω or 120Ω. Dynamic ODT enables the DRAM to switch between high or low termination impedance without issuing a mode register set command. This is advantageous because it improves bus scheduling and decreases bus idle time.

View the PDF document for more information.





Comment on "Dynamic ODT in DD3"
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top