Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Embedded

C-based coprocessor design: SIMD architecture

Posted: 18 Sep 2008     Print Version  Bookmark and Share

Keywords:ESL  SIMD  coprocessor  synthesis tools 

With the introduction of disruptive electronic system level (ESL) synthesis tools, large-scale accelerators can be described at a higher abstraction level. At the same time, the processor architect maintains full control over the ESL synthesis process by using precise interface inference, user-specified clocking, explicit data level (DLP) and thread level parallelism (TLP), as well as combinatorial logic.

This article elaborates on the use of ESL for implementing a 2-way LIW/SIMD hybrid accelerator, attached to a scalar processor core, with configurable micro-architecture and programmer's model/ISA. The novelty of this work relies in the fusion of the configurable processor and ESL implementation domains in a unique way by using ESL as the implementation medium not only of custom SIMD extensions, but of a whole parallel coprocessor.

View the PDF document for more information.

Comment on "C-based coprocessor design: SIMD arc..."
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.


Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

Back to Top