Global Sources
EE Times-India
Stay in touch with EE Times India
EE Times-India > Memory/Storage

Working with ScratchPad RAMs for MIPS32 24K and 34K cores

Posted: 29 Aug 2008     Print Version  Bookmark and Share

Keywords:ScratchPad RAM  processor core  local memory blocks  low-latency storage 

MIPS' MIPS32 24K and 34K processor core families support the addition of high-speed local memory blocks during configuration. These blocks, referred to as ScratchPad RAM (or SPRAM), provide low-latency storage for critical code and/or data. SPRAM access speed is similar to that of locked cache lines, but without impact on cache performance or maintenance.

The following tools were used during the development of this note:

  • • Malta Development Board with YAMON (v2.13) ROM Monitor

  • • CoreFPGA3 core card with "A00076-34Kc-2_3_0-REF0170-XC4VLX200.fl"

  • • MIPS SDE Lite software development tools (v6.06.01)

  • • FS2 System Navigator for MIPS (ver

    Information in this note and the accompanying files may require modification when used with other processors, boards, or tool environments. Device and tool behaviour may also change as new versions add or enhance features.

    This application note assumes you are familiar with the listed tools, and that you have a functional working environment where you are able to use the FS2 Console to control your target hardware. For additional information, refer to the documentation for each tool.

    View the PDF document for more information.

  • Comment on "Working with ScratchPad RAMs for MIP..."
    *  You can enter [0] more charecters.
    *Verify code:


    Visit Asia Webinars to learn about the latest in technology and get practical design tips.


    Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut
    Back to Top