Global Sources
EE Times-India
Stay in touch with EE Times India
 
EE Times-India > Interface
 
 
Interface  

ST demos PHY IP for 6Gbps SATA technology

Posted: 21 Aug 2008     Print Version  Bookmark and Share

Keywords:Multi Interface PHY  Physical Layer Interface  SATA technology  hard disc drives 

STMicroelectronics has demonstrated what it touts as the world's first MIPHY (Multi Interface PHY) Physical Layer interface for the new 6Gbps SATA technology.

PHY macro-cells perform the high-speed serialisation and de-serialisation of data to and from the disc and provide a 20bit-wide parallel interface to the link layer. SATA is the most popular interface for hard disc drives (HDD) and the ST demonstration coincided with the official announcement by the SATA International Organisation (SATA-IO) of the new specification, which doubles the maximum data transfer speed from 3Gbps to 6Gbps, during the Intel Developer Forum (IDF).

ST's 6Gbps SATA PHY is an intellectual property (IP) block designed to be integrated with other functions into low power SoC devices supporting 1.5 and 3Gbps as well as 6Gbps SATA HDDs for mobile and desktop computing applications. The ST demonstration features the SATA PHY serial interface, fabricated in 65nm CMOS technology.

"As consumers store ever-increasing amounts of music, photographs, videos, and other multimedia files on their hard disks, they require faster data transfer rates," said Vittorio Peduto, general manager of ST's data storage division. "ST has worked closely with the SATA-IO organisation to ensure that it can manufacture and deliver a proven solution to HDD manufacturers at the earliest possible time."

The 65nm MIPHY IP block is a significant enhancement to the previous generation in 90nm technology, says ST. The company also adds that the new MIPHY delivers greater value to drive manufacturers by offering a 35 per cent reduction in die size and 30 per cent reduction in power consumption. Further architectural improvements in equalisation and transmitter and receiver circuitry have resulted in enhanced jitter tolerance and lower transmit jitter, claims ST.





Comment on "ST demos PHY IP for 6Gbps SATA techn..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top