Global Sources
EE Times-India
 
EE Times-India > EDA/IP
 
 
EDA/IP  

Full-chip verification for analogue/mixed-signal ICs

Posted: 14 Aug 2006     Print Version  Bookmark and Share

Keywords:verification  analogue  mixed-signal chip  analogue-to-digital 

It is not only the number of transistors per chip that increases with the evolution into smaller geometries, but also the number of different functions integrated per chip. For an analogue-to-digital mixed-signal chip, this means the amount of interaction between the analogue and the digital portions of the chip increases as well. Such a difference means more design complications.

Here's how verification to detect design flaws helps you succeed with an analogue/mixed signal chip.

View the PDF document for more information.





Comment on "Full-chip verification for analogue/..."
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
 
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

 

Go to top             Connect on Facebook      Follow us on Twitter      Follow us on Orkut

 
Back to Top